A state-of-the-art computing device, based upon the high-speed bit-sliced microprocessor, has been developed into hardware for front-end data processing in both control and experiment applications at the Los Alamos Scientific Laboratory. The CAMAC Instrunentation Standard provides the framework for the high-speed halrdware, allowing data acquisition and processing to take place at the data source in a CAMAC crate.
INTRODUCTION
A consistent approach to the problems of data throughput, limits on computational capability and unresponsive system software seems to point towards distributed processing. We find these problems plaguing both control and experiment data systems to varying degrees; the control system suffers from computation limits and unresponsiveness, while the experiment data system is unable to process over a few events per unit time owing to rate-bound I/O channels and a compute-bound Central Processor (CIPU).
Further, we find that the computer and semiconductor industries have made available processing elements that allow the practical engineering of distributed computing systems (miniand microcomputers, microprocessors and microprogramming chip-sets). Previous 
AN AUXILIARY CONTROLLER FOR FRONT-END PROCESSING
A CAMAC Auxiliary Controller5 that has been optimized for high-speed front-end processing applications is shown in Fig. 2 and in block diagram form in Fig. 3 .
The prototype Auxiliary Controller elements are shown in Fig. 2 . Each element is contained on a CAMAC module and its mechanics, and in most cases only takes power from the Dataway. The Controller elements are constructed on CAMAC modules, in part to reduce the ntuber of cables, connectors and power supplies required, while creating the closest possible coupling between the Auxiliary Controller and the instrtmentation modules. The controller Q-Bus is located on the front of each module and is connected together by a front mounting "mother-board" when installed.
The block diagram depicts the several busses in the system--the CAMAC Dataway, the Auxiliary Controller Bus (ACB) and the internal or LSI-ll* Q-Bus--and each element of the Auxiliary Controller (as a block) connected to the Q-Bus. As mentioned, the controller is based upon the LSI-11/2 microcomputer and the associated interface bus, or Q-Bus. Other controller elements are interfaced to this asynchronous handshake data transfer bus, and in some cases to the Dataway. 
